Contribute
Register

macOS Native CPU/IGPU Power Management

Hi
I followed this guide for native power management and the following are my results. (edit: I am using High Sierra public beta(17A344b))
Code:
AppleIntelInfo.kext v2.6 Copyright © 2012-2017 Pike R. Alpha. All rights reserved.
enableHWP................................: 0

Settings:
------------------------------------------
logMSRs..................................: 1
logIGPU..................................: 1
logCStates...............................: 1
logIPGStyle..............................: 1
InitialTSC...............................: 0x2393c99b48f (58 MHz)
MWAIT C-States...........................: 1319200

Processor Brandstring....................: Intel(R) Core(TM) i7-7700K CPU @ 4.20GHz

Processor Signature..................... : 0x906E9
------------------------------------------
- Family............................... : 6
- Stepping............................. : 9
- Model................................ : 0x9E (158)

Model Specific Registers (MSRs)
------------------------------------------

MSR_CORE_THREAD_COUNT............(0x35)  : 0x2A
------------------------------------------
- Core Count........................... : 4
- Thread Count......................... : 8

MSR_PLATFORM_INFO................(0xCE)  : 0x80838F1012A00
------------------------------------------
- Maximum Non-Turbo Ratio.............. : 0x2A (4200 MHz)
- Ratio Limit for Turbo Mode........... : 1 (programmable)
- TDP Limit for Turbo Mode............. : 1 (programmable)
- Low Power Mode Support............... : 0 (LMP not supported)
- Number of ConfigTDP Levels........... : 0 (only base TDP level available)
- Maximum Efficiency Ratio............. : 8
- Minimum Operating Ratio.............. : 8

MSR_PMG_CST_CONFIG_CONTROL.......(0xE2)  : 0x1E000000
------------------------------------------
- I/O MWAIT Redirection Enable......... : 0 (not enabled)
- CFG Lock............................. : 0 (MSR not locked)
- C3 State Auto Demotion............... : 1 (enabled)
- C1 State Auto Demotion............... : 1 (enabled)
- C3 State Undemotion.................. : 1 (enabled)
- C1 State Undemotion.................. : 1 (enabled)
- Package C-State Auto Demotion........ : 0 (disabled/unsupported)
- Package C-State Undemotion........... : 0 (disabled/unsupported)

MSR_PMG_IO_CAPTURE_BASE..........(0xE4)  : 0x31814
------------------------------------------
- LVL_2 Base Address................... : 0x1814
- C-state Range........................ : 3 (C-States not included, I/O MWAIT redirection not enabled)

IA32_MPERF.......................(0xE7)  : 0x23117F59F9
IA32_APERF.......................(0xE8)  : 0x22FC110C80

MSR_FLEX_RATIO...................(0x194) : 0xE0000
------------------------------------------

MSR_IA32_PERF_STATUS.............(0x198) : 0x26D700002C00
------------------------------------------
- Current Performance State Value...... : 0x2C00 (4400 MHz)

MSR_IA32_PERF_CONTROL............(0x199) : 0x2D00
------------------------------------------
- Target performance State Value....... : 0x2D00 (4500 MHz)
- Intel Dynamic Acceleration........... : 0 (IDA engaged)

IA32_CLOCK_MODULATION............(0x19A) : 0x0

IA32_THERM_INTERRUPT.............(0x19B) : 0x10
------------------------------------------
- High-Temperature Interrupt Enable.... : 0 (disabled)
- Low-Temperature Interrupt Enable..... : 0 (disabled)
- PROCHOT# Interrupt Enable............ : 0 (disabled)
- FORCEPR# Interrupt Enable............ : 0 (disabled)
- Critical Temperature Interrupt Enable : 1 (enabled)
- Threshold #1 Value................... : 0
- Threshold #1 Interrupt Enable........ : 0 (disabled)
- Threshold #2 Value................... : 0
- Threshold #2 Interrupt Enable........ : 0 (disabled)
- Power Limit Notification Enable...... : 0 (disabled)

IA32_THERM_STATUS................(0x19C) : 0x883C0000
------------------------------------------
- Thermal Status....................... : 0
- Thermal Log.......................... : 0
- PROCHOT # or FORCEPR# event.......... : 0
- PROCHOT # or FORCEPR# log............ : 0
- Critical Temperature Status.......... : 0
- Critical Temperature log............. : 0
- Thermal Threshold #1 Status.......... : 0
- Thermal Threshold #1 log............. : 0
- Thermal Threshold #2 Status.......... : 0
- Thermal Threshold #2 log............. : 0
- Power Limitation Status.............. : 0
- Power Limitation log................. : 0
- Current Limit Status................. : 0
- Current Limit log.................... : 0
- Cross Domain Limit Status............ : 0
- Cross Domain Limit log............... : 0
- Digital Readout...................... : 60
- Resolution in Degrees Celsius........ : 1
- Reading Valid........................ : 1 (valid)

MSR_THERM2_CTL...................(0x19D) : 0x0

IA32_MISC_ENABLES................(0x1A0) : 0x850089
------------------------------------------
- Fast-Strings......................... : 1 (enabled)
- FOPCODE compatibility mode Enable.... : 0
- Automatic Thermal Control Circuit.... : 1 (enabled)
- Split-lock Disable................... : 0
- Performance Monitoring............... : 1 (available)
- Bus Lock On Cache Line Splits Disable : 0
- Hardware prefetch Disable............ : 0
- Processor Event Based Sampling....... : 0 (PEBS supported)
- GV1/2 legacy Enable.................. : 0
- Enhanced Intel SpeedStep Technology.. : 1 (enabled)
- MONITOR FSM.......................... : 1 (MONITOR/MWAIT supported)
- Adjacent sector prefetch Disable..... : 0
- CFG Lock............................. : 0 (MSR not locked)
- xTPR Message Disable................. : 1 (disabled)

MSR_TEMPERATURE_TARGET...........(0x1A2) : 0x64140D
------------------------------------------
- Turbo Attenuation Units.............. : 13 (122.1 micro-Seconds)
- Temperature Target................... : 100
- TCC Activation Offset................ : 0

MSR_MISC_PWR_MGMT................(0x1AA) : 0x401CC1
------------------------------------------
- EIST Hardware Coordination........... : 1 (hardware coordination disabled)
- Energy/Performance Bias support...... : 1
- Energy/Performance Bias.............. : 0 (disabled/MSR not visible to software)
- Thermal Interrupt Coordination Enable : 1 (thermal interrupt routed to all cores)

MSR_TURBO_RATIO_LIMIT............(0x1AD) : 0x2C2C2C2D
------------------------------------------
- Maximum Ratio Limit for C01.......... : 2D (4500 MHz)
- Maximum Ratio Limit for C02.......... : 2C (4400 MHz)
- Maximum Ratio Limit for C03.......... : 2C (4400 MHz)
- Maximum Ratio Limit for C04.......... : 2C (4400 MHz)

IA32_ENERGY_PERF_BIAS............(0x1B0) : 0x1
------------------------------------------
- Power Policy Preference...............: 1 (highest performance)

MSR_POWER_CTL....................(0x1FC) : 0x3C005F
------------------------------------------
- Bi-Directional Processor Hot..........: 1 (enabled)
- C1E Enable............................: 1 (enabled)

MSR_RAPL_POWER_UNIT..............(0x606) : 0xA0E03
------------------------------------------
- Power Units.......................... : 3 (1/8 Watt)
- Energy Status Units.................. : 14 (61 micro-Joules)
- Time Units .......................... : 10 (976.6 micro-Seconds)

MSR_PKG_POWER_LIMIT..............(0x610) : 0x42FFFF001BFFFF
------------------------------------------
- Package Power Limit #1............... : 4095 Watt
- Enable Power Limit #1................ : 1 (enabled)
- Package Clamping Limitation #1....... : 1 (allow going below OS-requested P/T state during Time Window for Power Limit #1)
- Time Window for Power Limit #1....... : 13 (20480 milli-Seconds)
- Package Power Limit #2............... : 4095 Watt
- Enable Power Limit #2................ : 1 (enabled)
- Package Clamping Limitation #2....... : 0 (disabled)
- Time Window for Power Limit #2....... : 33 (10 milli-Seconds)
- Lock................................. : 0 (MSR not locked)

MSR_PKG_ENERGY_STATUS............(0x611) : 0x45CCEBB
------------------------------------------
- Total Energy Consumed................ : 4467 Joules (Watt = Joules / seconds)

MSR_PP0_POWER_LIMIT..............(0x638) : 0x0

MSR_PP0_ENERGY_STATUS............(0x639) : 0x3B1696A
------------------------------------------
- Total Energy Consumed................ : 3781 Joules (Watt = Joules / seconds)

MSR_PP0_POWER_LIMIT..............(0x638) : 0x0

MSR_PP0_ENERGY_STATUS............(0x639) : 0x3B169B3
------------------------------------------
- Total Energy Consumed................ : 3781 Joules (Watt = Joules / seconds)

MSR_PP1_POWER_LIMIT..............(0x640) : 0x0

MSR_PP1_ENERGY_STATUS............(0x641) : 0x1AEA60
------------------------------------------
- Total Energy Consumed................ : 107 Joules (Watt = Joules / seconds)

MSR_PP1_POLICY...................(0x642) : 0x18
------------------------------------------
- Priority Level....................... : 24

MSR_CONFIG_TDP_NOMINAL...........(0x648) : 0x2A
MSR_CONFIG_TDP_LEVEL1............(0x649) : 0x0
MSR_CONFIG_TDP_LEVEL2............(0x64a) : 0x0
MSR_CONFIG_TDP_CONTROL...........(0x64b) : 0x80000000
MSR_TURBO_ACTIVATION_RATIO.......(0x64c) : 0x0
MSR_PKGC3_IRTL...................(0x60a) : 0x884E
MSR_PKGC6_IRTL...................(0x60b) : 0x8876
MSR_PKGC7_IRTL...................(0x60c) : 0x8894
MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x0
MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0
MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x0
MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0
MSR_PKG_C6_RESIDENCY.............(0x3f9) : 0x0
MSR_PKG_C7_RESIDENCY.............(0x3fa) : 0x0
MSR_PKG_C8_RESIDENCY............(0x630) : 0x0
MSR_PKG_C9_RESIDENCY............(0x631) : 0x0
MSR_PKG_C10_RESIDENCY...........(0x632) : 0x0
MSR_PKG_C8_LATENCY..............(0x633) : 0x0
MSR_PKG_C9_LATENCY..............(0x634) : 0x0
MSR_PKG_C10_LATENCY.............(0x635) : 0x0

MSR_PLATFORM_ENERGY_COUNTER......(0x64D) : 0x0 (not supported by hardware/BIOS)

MSR_PPERF........................(0x64E) : 0x4A13DAB2DE
------------------------------------------
- Hardware workload scalability........ : 318160679646

MSR_CORE_PERF_LIMIT_REASONS......(0x64F) : 0x30001000
------------------------------------------
- PROCHOT Status....................... : 0
- Thermal Status....................... : 0
- Residency State Regulation Status.... : 0
- Running Average Thermal Limit Status. : 0
- VR Therm Alert Status................ : 0
- VR Therm Design Current Status....... : 0
- Other Status......................... : 0
- Package/Platform-Level #1 Power Limit : 0
- Package/Platform-Level #2 Power Limit : 0
- Max Turbo Limit Status............... : 1 (frequency reduced below OS request due to multi-core turbo limits)
- Turbo Transition Attenuation Status.. : 0
- PROCHOT Log.......................... : 0
- Thermal Log.......................... : 0
- Residency State Regulation Log....... : 0
- Running Average Thermal Limit Log.... : 0
- VR Therm Alert Log................... : 0
- VR Thermal Design Current Log........ : 0
- Other Status Log..................... : 0
- Package/Platform-Level #1 Power Limit : 0
- Package/Platform-Level #2 Power Limit : 0
- Max Turbo Limit Log.................. : 1 (status bit has asserted)
- Turbo Transition Attenuation Log..... : 1 (status bit has asserted)
HDC Supported

IA32_PKG_HDC_CTL.................(0xDB0) : 0x0

IA32_PM_CTL1.....................(0xDB1) : 0x1
------------------------------------------
HDC Allow Block..................(0xDB1) : 1 (HDC blocked)

IA32_THREAD_STALL................(0xDB2) : 0x0

MSR_PKG_HDC_CONFIG...............(0x652) : 0x2
------------------------------------------
Pkg Cx Monitor ..................(0x652) : 2 (count package C3 and deeper)
MSR_CORE_HDC_RESIDENCY...........(0x653) : 0x0

MSR_PKG_HDC_SHALLOW_RESIDENCY....(0x655) : 0x0

MSR_PKG_HDC_DEEP_RESIDENCY.......(0x656) : 0x0

IA32_TSC_DEADLINE................(0x6E0) : 0x23943212793

IA32_PM_ENABLE...................(0x770) : 0x0 (HWP Supported but not, yet, enabled)

CPU Ratio Info:
------------------------------------------
Base Clock Frequency (BLCK)............. : 100 MHz
Maximum Efficiency Ratio/Frequency.......:  8 ( 800 MHz)
Maximum non-Turbo Ratio/Frequency........: 42 (4200 MHz)
Maximum Turbo Ratio/Frequency............: 45 (4500 MHz)

IGPU Info:
------------------------------------------
IGPU Current Frequency...................:    0 MHz
IGPU Minimum Frequency...................:  350 MHz
IGPU Maximum Non-Turbo Frequency.........:  350 MHz
IGPU Maximum Turbo Frequency.............: 1150 MHz
IGPU Maximum limit.......................: 1150 MHz

P-State ratio * 100 = Frequency in MHz
------------------------------------------
CPU P-States [ 36 (44) ] iGPU P-States [ ]
CPU C3-Cores [ 1 2 3 6 ]
CPU C6-Cores [ 1 2 3 6 7 ]
CPU P-States [ 31 36 (44) ] iGPU P-States [ ]
CPU C3-Cores [ 0 1 2 3 6 7 ]
CPU C6-Cores [ 0 1 2 3 5 6 7 ]
CPU P-States [ 31 32 36 (42) 44 ] iGPU P-States [ ]
CPU C6-Cores [ 0 1 2 3 4 5 6 7 ]
CPU P-States [ (8) 31 32 36 42 44 ] iGPU P-States [ ]
CPU C3-Cores [ 0 1 2 3 4 5 6 7 ]
CPU P-States [ (8) 31 32 33 36 42 44 ] iGPU P-States [ ]
CPU P-States [ 8 31 32 33 36 38 42 (44) ] iGPU P-States [ ]
CPU P-States [ 8 31 32 33 36 38 (42) 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 30 31 32 33 36 38 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 24 30 31 32 33 36 38 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 24 30 31 32 33 36 38 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 24 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 24 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 24 29 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 24 29 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 19 24 29 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 16 19 24 29 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ 8 11 13 14 16 17 19 24 29 30 31 32 33 36 38 41 42 43 (44) ] iGPU P-States [ ]
CPU P-States [ 8 11 13 14 16 17 19 24 29 30 31 32 33 36 38 41 42 43 (44) 45 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 16 17 19 24 25 29 30 31 32 33 36 38 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 15 16 17 19 24 25 29 30 31 32 33 36 38 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 10 11 13 14 15 16 17 19 24 25 29 30 31 32 33 36 38 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 10 11 13 14 15 16 17 19 24 25 29 30 31 32 33 36 38 39 41 (42) 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 10 11 13 14 15 16 17 19 21 24 25 29 30 31 32 33 36 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 10 11 13 14 15 16 17 19 21 24 25 29 30 31 32 33 35 36 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 13 14 15 16 17 19 21 24 25 29 30 31 32 33 35 36 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 9 10 11 13 14 15 16 17 18 19 21 24 25 29 30 31 32 33 35 36 38 39 41 (42) 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 13 14 15 16 17 18 19 21 24 25 29 30 31 32 33 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 21 24 25 29 30 31 32 33 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 21 24 25 29 30 31 32 33 34 35 36 37 38 39 41 42 43 (44) 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 21 22 24 25 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 21 22 24 25 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 28 29 30 31 32 33 34 35 36 37 38 39 41 (42) 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 (44) 45 ] iGPU P-States [ (21) ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ 21 ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ (21) ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ 5 21 ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 ] iGPU P-States [ 2 5 21 ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ 2 5 21 ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ 2 5 21 ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ 2 5 21 ]

I have also attached clover, IOReg and IntelPowerGadget screenshot..
IntelPowerGadget.png

From the results, what I understand is CPU power management should work fine. However iGPU P-states are only 3. Does this mean iGPU PM is not working/not implemented properly? If so, how could I fix this?

And from the intel power gadget info, there seems to be too much fluctuation even when I am not doing much (may be just browsing in safari and opening finder etc..). What might be the reason for this?
 

Attachments

  • EFI.zip
    1.5 MB · Views: 97
  • IOReg.ioreg.zip
    623 KB · Views: 73
Hi
I followed this guide for native power management and the following are my results. (edit: I am using High Sierra public beta(17A344b))
Code:
AppleIntelInfo.kext v2.6 Copyright © 2012-2017 Pike R. Alpha. All rights reserved.
enableHWP................................: 0

Settings:
------------------------------------------
logMSRs..................................: 1
logIGPU..................................: 1
logCStates...............................: 1
logIPGStyle..............................: 1
InitialTSC...............................: 0x2393c99b48f (58 MHz)
MWAIT C-States...........................: 1319200

Processor Brandstring....................: Intel(R) Core(TM) i7-7700K CPU @ 4.20GHz

Processor Signature..................... : 0x906E9
------------------------------------------
- Family............................... : 6
- Stepping............................. : 9
- Model................................ : 0x9E (158)

Model Specific Registers (MSRs)
------------------------------------------

MSR_CORE_THREAD_COUNT............(0x35)  : 0x2A
------------------------------------------
- Core Count........................... : 4
- Thread Count......................... : 8

MSR_PLATFORM_INFO................(0xCE)  : 0x80838F1012A00
------------------------------------------
- Maximum Non-Turbo Ratio.............. : 0x2A (4200 MHz)
- Ratio Limit for Turbo Mode........... : 1 (programmable)
- TDP Limit for Turbo Mode............. : 1 (programmable)
- Low Power Mode Support............... : 0 (LMP not supported)
- Number of ConfigTDP Levels........... : 0 (only base TDP level available)
- Maximum Efficiency Ratio............. : 8
- Minimum Operating Ratio.............. : 8

MSR_PMG_CST_CONFIG_CONTROL.......(0xE2)  : 0x1E000000
------------------------------------------
- I/O MWAIT Redirection Enable......... : 0 (not enabled)
- CFG Lock............................. : 0 (MSR not locked)
- C3 State Auto Demotion............... : 1 (enabled)
- C1 State Auto Demotion............... : 1 (enabled)
- C3 State Undemotion.................. : 1 (enabled)
- C1 State Undemotion.................. : 1 (enabled)
- Package C-State Auto Demotion........ : 0 (disabled/unsupported)
- Package C-State Undemotion........... : 0 (disabled/unsupported)

MSR_PMG_IO_CAPTURE_BASE..........(0xE4)  : 0x31814
------------------------------------------
- LVL_2 Base Address................... : 0x1814
- C-state Range........................ : 3 (C-States not included, I/O MWAIT redirection not enabled)

IA32_MPERF.......................(0xE7)  : 0x23117F59F9
IA32_APERF.......................(0xE8)  : 0x22FC110C80

MSR_FLEX_RATIO...................(0x194) : 0xE0000
------------------------------------------

MSR_IA32_PERF_STATUS.............(0x198) : 0x26D700002C00
------------------------------------------
- Current Performance State Value...... : 0x2C00 (4400 MHz)

MSR_IA32_PERF_CONTROL............(0x199) : 0x2D00
------------------------------------------
- Target performance State Value....... : 0x2D00 (4500 MHz)
- Intel Dynamic Acceleration........... : 0 (IDA engaged)

IA32_CLOCK_MODULATION............(0x19A) : 0x0

IA32_THERM_INTERRUPT.............(0x19B) : 0x10
------------------------------------------
- High-Temperature Interrupt Enable.... : 0 (disabled)
- Low-Temperature Interrupt Enable..... : 0 (disabled)
- PROCHOT# Interrupt Enable............ : 0 (disabled)
- FORCEPR# Interrupt Enable............ : 0 (disabled)
- Critical Temperature Interrupt Enable : 1 (enabled)
- Threshold #1 Value................... : 0
- Threshold #1 Interrupt Enable........ : 0 (disabled)
- Threshold #2 Value................... : 0
- Threshold #2 Interrupt Enable........ : 0 (disabled)
- Power Limit Notification Enable...... : 0 (disabled)

IA32_THERM_STATUS................(0x19C) : 0x883C0000
------------------------------------------
- Thermal Status....................... : 0
- Thermal Log.......................... : 0
- PROCHOT # or FORCEPR# event.......... : 0
- PROCHOT # or FORCEPR# log............ : 0
- Critical Temperature Status.......... : 0
- Critical Temperature log............. : 0
- Thermal Threshold #1 Status.......... : 0
- Thermal Threshold #1 log............. : 0
- Thermal Threshold #2 Status.......... : 0
- Thermal Threshold #2 log............. : 0
- Power Limitation Status.............. : 0
- Power Limitation log................. : 0
- Current Limit Status................. : 0
- Current Limit log.................... : 0
- Cross Domain Limit Status............ : 0
- Cross Domain Limit log............... : 0
- Digital Readout...................... : 60
- Resolution in Degrees Celsius........ : 1
- Reading Valid........................ : 1 (valid)

MSR_THERM2_CTL...................(0x19D) : 0x0

IA32_MISC_ENABLES................(0x1A0) : 0x850089
------------------------------------------
- Fast-Strings......................... : 1 (enabled)
- FOPCODE compatibility mode Enable.... : 0
- Automatic Thermal Control Circuit.... : 1 (enabled)
- Split-lock Disable................... : 0
- Performance Monitoring............... : 1 (available)
- Bus Lock On Cache Line Splits Disable : 0
- Hardware prefetch Disable............ : 0
- Processor Event Based Sampling....... : 0 (PEBS supported)
- GV1/2 legacy Enable.................. : 0
- Enhanced Intel SpeedStep Technology.. : 1 (enabled)
- MONITOR FSM.......................... : 1 (MONITOR/MWAIT supported)
- Adjacent sector prefetch Disable..... : 0
- CFG Lock............................. : 0 (MSR not locked)
- xTPR Message Disable................. : 1 (disabled)

MSR_TEMPERATURE_TARGET...........(0x1A2) : 0x64140D
------------------------------------------
- Turbo Attenuation Units.............. : 13 (122.1 micro-Seconds)
- Temperature Target................... : 100
- TCC Activation Offset................ : 0

MSR_MISC_PWR_MGMT................(0x1AA) : 0x401CC1
------------------------------------------
- EIST Hardware Coordination........... : 1 (hardware coordination disabled)
- Energy/Performance Bias support...... : 1
- Energy/Performance Bias.............. : 0 (disabled/MSR not visible to software)
- Thermal Interrupt Coordination Enable : 1 (thermal interrupt routed to all cores)

MSR_TURBO_RATIO_LIMIT............(0x1AD) : 0x2C2C2C2D
------------------------------------------
- Maximum Ratio Limit for C01.......... : 2D (4500 MHz)
- Maximum Ratio Limit for C02.......... : 2C (4400 MHz)
- Maximum Ratio Limit for C03.......... : 2C (4400 MHz)
- Maximum Ratio Limit for C04.......... : 2C (4400 MHz)

IA32_ENERGY_PERF_BIAS............(0x1B0) : 0x1
------------------------------------------
- Power Policy Preference...............: 1 (highest performance)

MSR_POWER_CTL....................(0x1FC) : 0x3C005F
------------------------------------------
- Bi-Directional Processor Hot..........: 1 (enabled)
- C1E Enable............................: 1 (enabled)

MSR_RAPL_POWER_UNIT..............(0x606) : 0xA0E03
------------------------------------------
- Power Units.......................... : 3 (1/8 Watt)
- Energy Status Units.................. : 14 (61 micro-Joules)
- Time Units .......................... : 10 (976.6 micro-Seconds)

MSR_PKG_POWER_LIMIT..............(0x610) : 0x42FFFF001BFFFF
------------------------------------------
- Package Power Limit #1............... : 4095 Watt
- Enable Power Limit #1................ : 1 (enabled)
- Package Clamping Limitation #1....... : 1 (allow going below OS-requested P/T state during Time Window for Power Limit #1)
- Time Window for Power Limit #1....... : 13 (20480 milli-Seconds)
- Package Power Limit #2............... : 4095 Watt
- Enable Power Limit #2................ : 1 (enabled)
- Package Clamping Limitation #2....... : 0 (disabled)
- Time Window for Power Limit #2....... : 33 (10 milli-Seconds)
- Lock................................. : 0 (MSR not locked)

MSR_PKG_ENERGY_STATUS............(0x611) : 0x45CCEBB
------------------------------------------
- Total Energy Consumed................ : 4467 Joules (Watt = Joules / seconds)

MSR_PP0_POWER_LIMIT..............(0x638) : 0x0

MSR_PP0_ENERGY_STATUS............(0x639) : 0x3B1696A
------------------------------------------
- Total Energy Consumed................ : 3781 Joules (Watt = Joules / seconds)

MSR_PP0_POWER_LIMIT..............(0x638) : 0x0

MSR_PP0_ENERGY_STATUS............(0x639) : 0x3B169B3
------------------------------------------
- Total Energy Consumed................ : 3781 Joules (Watt = Joules / seconds)

MSR_PP1_POWER_LIMIT..............(0x640) : 0x0

MSR_PP1_ENERGY_STATUS............(0x641) : 0x1AEA60
------------------------------------------
- Total Energy Consumed................ : 107 Joules (Watt = Joules / seconds)

MSR_PP1_POLICY...................(0x642) : 0x18
------------------------------------------
- Priority Level....................... : 24

MSR_CONFIG_TDP_NOMINAL...........(0x648) : 0x2A
MSR_CONFIG_TDP_LEVEL1............(0x649) : 0x0
MSR_CONFIG_TDP_LEVEL2............(0x64a) : 0x0
MSR_CONFIG_TDP_CONTROL...........(0x64b) : 0x80000000
MSR_TURBO_ACTIVATION_RATIO.......(0x64c) : 0x0
MSR_PKGC3_IRTL...................(0x60a) : 0x884E
MSR_PKGC6_IRTL...................(0x60b) : 0x8876
MSR_PKGC7_IRTL...................(0x60c) : 0x8894
MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x0
MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0
MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x0
MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0
MSR_PKG_C6_RESIDENCY.............(0x3f9) : 0x0
MSR_PKG_C7_RESIDENCY.............(0x3fa) : 0x0
MSR_PKG_C8_RESIDENCY............(0x630) : 0x0
MSR_PKG_C9_RESIDENCY............(0x631) : 0x0
MSR_PKG_C10_RESIDENCY...........(0x632) : 0x0
MSR_PKG_C8_LATENCY..............(0x633) : 0x0
MSR_PKG_C9_LATENCY..............(0x634) : 0x0
MSR_PKG_C10_LATENCY.............(0x635) : 0x0

MSR_PLATFORM_ENERGY_COUNTER......(0x64D) : 0x0 (not supported by hardware/BIOS)

MSR_PPERF........................(0x64E) : 0x4A13DAB2DE
------------------------------------------
- Hardware workload scalability........ : 318160679646

MSR_CORE_PERF_LIMIT_REASONS......(0x64F) : 0x30001000
------------------------------------------
- PROCHOT Status....................... : 0
- Thermal Status....................... : 0
- Residency State Regulation Status.... : 0
- Running Average Thermal Limit Status. : 0
- VR Therm Alert Status................ : 0
- VR Therm Design Current Status....... : 0
- Other Status......................... : 0
- Package/Platform-Level #1 Power Limit : 0
- Package/Platform-Level #2 Power Limit : 0
- Max Turbo Limit Status............... : 1 (frequency reduced below OS request due to multi-core turbo limits)
- Turbo Transition Attenuation Status.. : 0
- PROCHOT Log.......................... : 0
- Thermal Log.......................... : 0
- Residency State Regulation Log....... : 0
- Running Average Thermal Limit Log.... : 0
- VR Therm Alert Log................... : 0
- VR Thermal Design Current Log........ : 0
- Other Status Log..................... : 0
- Package/Platform-Level #1 Power Limit : 0
- Package/Platform-Level #2 Power Limit : 0
- Max Turbo Limit Log.................. : 1 (status bit has asserted)
- Turbo Transition Attenuation Log..... : 1 (status bit has asserted)
HDC Supported

IA32_PKG_HDC_CTL.................(0xDB0) : 0x0

IA32_PM_CTL1.....................(0xDB1) : 0x1
------------------------------------------
HDC Allow Block..................(0xDB1) : 1 (HDC blocked)

IA32_THREAD_STALL................(0xDB2) : 0x0

MSR_PKG_HDC_CONFIG...............(0x652) : 0x2
------------------------------------------
Pkg Cx Monitor ..................(0x652) : 2 (count package C3 and deeper)
MSR_CORE_HDC_RESIDENCY...........(0x653) : 0x0

MSR_PKG_HDC_SHALLOW_RESIDENCY....(0x655) : 0x0

MSR_PKG_HDC_DEEP_RESIDENCY.......(0x656) : 0x0

IA32_TSC_DEADLINE................(0x6E0) : 0x23943212793

IA32_PM_ENABLE...................(0x770) : 0x0 (HWP Supported but not, yet, enabled)

CPU Ratio Info:
------------------------------------------
Base Clock Frequency (BLCK)............. : 100 MHz
Maximum Efficiency Ratio/Frequency.......:  8 ( 800 MHz)
Maximum non-Turbo Ratio/Frequency........: 42 (4200 MHz)
Maximum Turbo Ratio/Frequency............: 45 (4500 MHz)

IGPU Info:
------------------------------------------
IGPU Current Frequency...................:    0 MHz
IGPU Minimum Frequency...................:  350 MHz
IGPU Maximum Non-Turbo Frequency.........:  350 MHz
IGPU Maximum Turbo Frequency.............: 1150 MHz
IGPU Maximum limit.......................: 1150 MHz

P-State ratio * 100 = Frequency in MHz
------------------------------------------
CPU P-States [ 36 (44) ] iGPU P-States [ ]
CPU C3-Cores [ 1 2 3 6 ]
CPU C6-Cores [ 1 2 3 6 7 ]
CPU P-States [ 31 36 (44) ] iGPU P-States [ ]
CPU C3-Cores [ 0 1 2 3 6 7 ]
CPU C6-Cores [ 0 1 2 3 5 6 7 ]
CPU P-States [ 31 32 36 (42) 44 ] iGPU P-States [ ]
CPU C6-Cores [ 0 1 2 3 4 5 6 7 ]
CPU P-States [ (8) 31 32 36 42 44 ] iGPU P-States [ ]
CPU C3-Cores [ 0 1 2 3 4 5 6 7 ]
CPU P-States [ (8) 31 32 33 36 42 44 ] iGPU P-States [ ]
CPU P-States [ 8 31 32 33 36 38 42 (44) ] iGPU P-States [ ]
CPU P-States [ 8 31 32 33 36 38 (42) 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 30 31 32 33 36 38 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 24 30 31 32 33 36 38 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 24 30 31 32 33 36 38 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 24 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 24 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 24 29 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 24 29 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 19 24 29 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 16 19 24 29 30 31 32 33 36 38 41 42 43 44 ] iGPU P-States [ ]
CPU P-States [ 8 11 13 14 16 17 19 24 29 30 31 32 33 36 38 41 42 43 (44) ] iGPU P-States [ ]
CPU P-States [ 8 11 13 14 16 17 19 24 29 30 31 32 33 36 38 41 42 43 (44) 45 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 16 17 19 24 25 29 30 31 32 33 36 38 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 11 13 14 15 16 17 19 24 25 29 30 31 32 33 36 38 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 10 11 13 14 15 16 17 19 24 25 29 30 31 32 33 36 38 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 10 11 13 14 15 16 17 19 24 25 29 30 31 32 33 36 38 39 41 (42) 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 10 11 13 14 15 16 17 19 21 24 25 29 30 31 32 33 36 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 10 11 13 14 15 16 17 19 21 24 25 29 30 31 32 33 35 36 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 13 14 15 16 17 19 21 24 25 29 30 31 32 33 35 36 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 9 10 11 13 14 15 16 17 18 19 21 24 25 29 30 31 32 33 35 36 38 39 41 (42) 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 13 14 15 16 17 18 19 21 24 25 29 30 31 32 33 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 21 24 25 29 30 31 32 33 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 21 24 25 29 30 31 32 33 34 35 36 37 38 39 41 42 43 (44) 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 21 22 24 25 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 21 22 24 25 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 28 29 30 31 32 33 34 35 36 37 38 39 41 (42) 43 44 45 ] iGPU P-States [ ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 (44) 45 ] iGPU P-States [ (21) ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 ] iGPU P-States [ 21 ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ (21) ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ 5 21 ]
CPU P-States [ (8) 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 ] iGPU P-States [ 2 5 21 ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ 2 5 21 ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ 2 5 21 ]
CPU P-States [ 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 (44) 45 ] iGPU P-States [ 2 5 21 ]

I have also attached clover, IOReg and IntelPowerGadget screenshot..
View attachment 273195

From the results, what I understand is CPU power management should work fine. However iGPU P-states are only 3. Does this mean iGPU PM is not working/not implemented properly? If so, how could I fix this?

And from the intel power gadget info, there seems to be too much fluctuation even when I am not doing much (may be just browsing in safari and opening finder etc..). What might be the reason for this?

The number and variety of pstates observed will depend on the nature of the software you're running/tasks performed while monitoring.
 
The number and variety of pstates observed will depend on the nature of the software you're running/tasks performed while monitoring.
I was running geekbench and cinebench while monitoring using AppleIntelInfo.kext..
 
I was running geekbench and cinebench while monitoring using AppleIntelInfo.kext..

Keep in mind pstate capture is random (periodic) sampling. If you sample during a period of intense usage, all pstates gathered are likely at the high end. If you capture while idle, all pstates are likely at the low end.
 
Keep in mind pstate capture is random (periodic) sampling. If you sample during a period of intense usage, all pstates gathered are likely at the high end. If you capture while idle, all pstates are likely at the low end.
Isn’t it possible to reproduce a scenario to produce results similar to post#1 of this thread? Or how could it be confirmed that proper CPU/IGPU power management has been implemented?!
 
Isn’t it possible to reproduce a scenario to produce results similar to post#1 of this thread? Or how could it be confirmed that proper CPU/IGPU power management has been implemented?!

From ioreg, your setup looks correct.
 
Ok.. about the fluctuations in intel power gadget? Is that expected?

You should expect "fluctuations". That is the entire purpose of PM (matching demand with appropriate pstate).
 
You should expect "fluctuations". That is the entire purpose of PM (matching demand with appropriate pstate).
Ok thank you! One more question.. how could I see the complete log of the last boot (or verbose boot log)? I saw a point in the first post of this thread about using “console->file->save as” but couldn’t find anything like that!!!
 
Back
Top