Contribute
Register

The Perfect Customac-Pro: X99-A II, i7-6950X, 128GB G.Skill TridentZ, Aorus GTX 1080 TI Xtreme

Status
Not open for further replies.
Ok...
In any case, I was unable to activate the NVME on 10.12
I will try to install 10.13 on it to give you feedback and support your work!

In any case I can not work on 10.13 because there is still no support for the graphics card ...

And for me it's important that my work is video editing :)

But I'll update your manual and wait for an update of nvdia

thank you for the quick reply!

Perfect! :thumbup: Once you have 10.13 fully operational on your EVO 950 PRO, it will be a minor step to install the Web Drivers once they are released. ;) I will provide updates along all betas until the final release.

Many thanks for your support! :thumbup:
 
Some more questions:

1.) Broadwell-E xcpm_boostrap changed to Find:8d43c483 f822 and Replace: 8d43c383 f822 ??
2.) Ivy-Bridge xcpm_boostrap changed to Find: 8d43c483 f822 and Replace: 8d43c283 f822 ??
3.) xcpm_cpuid_set_info remained them same for Broadwell-E, Haswell-E and Ivy-Bridge?
Broadwell-E: Find: 0fb6c483 c0e983f8 47 Replace: 0fb6c483 c0e183f8 47
Haswell-E: Find: 0fb6c483 c0e983f8 47 Replace: 0fb6c483 c0e683f8 47
Ivy-Bridge: Find: 0fb6c483 c0e983f8 47 Replace: 0fb6c483 c0e583f8 47
It would be great if you could answer asap!

Many thanks in advance!

KGP

KGP,

First off, again, thank you for your help!!

Ivy-bridge boostrap looks correct, not sure on Broadwell-e, didn't see anything on that. I didn't change anything nor did I see any updated cpuid_set_info.

Here's something interesting, I'm gonna guess that HWmonitor is never always correct?

Check my attached photo...Haha.
 

Attachments

  • Screen Shot 2017-07-29 at 4.05.58 PM.png
    Screen Shot 2017-07-29 at 4.05.58 PM.png
    52.3 KB · Views: 77
KGP,

First off, again, thank you for your help!!

Ivy-bridge boostrap looks correct, not sure on Broadwell-e, didn't see anything on that. I didn't change anything nor did I see any updated cpuid_set_info.

Here's something interesting, I'm gonna guess that HWmonitor is never always correct?

Check my attached photo...Haha.

:lol:

Mine works fine!

Screen Shot 2017-07-29 at 22.29.09.png


Are you sure you are running the right HWmonitor/HWSensor version? It can't be the one I attached in my guide. Also check if you use the proper FakeSMC.kext!!

Cheers,

KGP
 
KGP,

First off, again, thank you for your help!!

Ivy-bridge boostrap looks correct, not sure on Broadwell-e, didn't see anything on that. I didn't change anything nor did I see any updated cpuid_set_info.

Here's something interesting, I'm gonna guess that HWmonitor is never always correct?

Check my attached photo...Haha.

The Ivy-Bridge xcpm-bootstrap entry under 10.12.6 was already wrong. It should properly read:

Find: 8d43c483 f822
Replace: 8d43c683 f822

What about Broadwell-E?? Does anybody has the correct xcpm-bootstrap entry for 10.12.6???
 
The Ivy-Bridge xcpm-bootstrap entry under 10.12.6 was already wrong. It should properly read:

Find: 8d43c483 f822
Replace: 8d43c683 f822

What about Broadwell-E?? Does anybody has the correct xcpm-bootstrap entry for 10.12.6???
Find: 8d43c483 f822
Replace: 8d43c183 f822
 
Update of my 10.12 macOS Sierra Desktop Guide
  • New 10.12.6 xcpm-bootstrap KernelToPatch entries added for all supported processors:

    Broadwell-E: Find: 8d43c483 f822 Replace: 8d43c383 f822

    Haswell-E: Find: 8d43c483 f822 Replace: 8d43c183 f822

    Ivy-Brdige-E: Find: 8d43c483 f822 Replace: 8d43c283 f822

    Ivy-Bridge: Find: 8d43c483 f822 Replace: 8d43c683 f822
xcpm-bootstrap is now also working for Broadwell-E! For details see the originating post of this thread..

avatar4.png

Cheers and enjoy!
 
Last edited:
Find: 8d43c483 f822
Replace: 8d43c183 f822

Sorry the correct Broadwell-E xcpm_bootstrap entry is:

Find: 8d43c483 f822
Replace: 8d43c383 f822
 
Sorry the correct Broadwell-E xcpm_bootstrap entry is:

Find: 8d43c483 f822
Replace: 8d43c383 f822
Well that's kinda odd Lol on my end it seems to work fine for me. I'll give this one a try though and see if i experience anything different.
 
Ok looks like i had mixed up my Broadwell-E [config.plist] for some reason with Haswell-E patches for XCPM Lol.
Everything still seems to be working flawless.

Screen Shot 2017-07-31 at 1.24.55 AM.png
Code:
AppleIntelInfo.kext v2.6 Copyright © 2012-2017 Pike R. Alpha. All rights reserved.[/SIZE][/LEFT]
[SIZE=3]
[LEFT]
Settings:
------------------------------------------
logMSRs..................................: 1
logIGPU..................................: 0
logCStates...............................: 1
logIPGStyle..............................: 1
InitialTSC...............................: 0x3bbd8bc7e9e4 (1824 MHz)
MWAIT C-States...........................: 8480

Processor Brandstring....................: Intel(R) Core(TM) i7-6850K CPU @ 3.60GHz

Processor Signature..................... : 0x406F1
------------------------------------------
- Family............................... : 6
- Stepping............................. : 1
- Model................................ : 0x4F (79)

Model Specific Registers (MSRs)
------------------------------------------

MSR_CORE_THREAD_COUNT............(0x35)  : 0x0
------------------------------------------
- Core Count........................... : 6
- Thread Count......................... : 12

MSR_PLATFORM_INFO................(0xCE)  : 0x20080C3BF3812400
------------------------------------------
- Maximum Non-Turbo Ratio.............. : 0x24 (3600 MHz)
- Ratio Limit for Turbo Mode........... : 1 (programmable)
- TDP Limit for Turbo Mode............. : 1 (programmable)
- Low Power Mode Support............... : 1 (LPM supported)
- Number of ConfigTDP Levels........... : 1 (additional TDP level(s) available)
- Maximum Efficiency Ratio............. : 12
- Minimum Operating Ratio.............. : 8

MSR_PMG_CST_CONFIG_CONTROL.......(0xE2)  : 0x7E000403
------------------------------------------
- I/O MWAIT Redirection Enable......... : 1 (enabled, IO read of MSR(0xE4) mapped to MWAIT)
- CFG Lock............................. : 0 (MSR not locked)
- C3 State Auto Demotion............... : 1 (enabled)
- C1 State Auto Demotion............... : 1 (enabled)
- C3 State Undemotion.................. : 1 (enabled)
- C1 State Undemotion.................. : 1 (enabled)
- Package C-State Auto Demotion........ : 1 (enabled)
- Package C-State Undemotion........... : 1 (enabled)

MSR_PMG_IO_CAPTURE_BASE..........(0xE4)  : 0x10414
------------------------------------------
- LVL_2 Base Address................... : 0x414
- C-state Range........................ : 1 (C6 is the max C-State to include)

IA32_MPERF.......................(0xE7)  : 0x28C1746675
IA32_APERF.......................(0xE8)  : 0xA8B0D8A99
MSR_0x150........................(0x150) : 0x52626

MSR_FLEX_RATIO...................(0x194) : 0xE0000
------------------------------------------

MSR_IA32_PERF_STATUS.............(0x198) : 0x252900002500
------------------------------------------
- Current Performance State Value...... : 0x2500 (3700 MHz)

MSR_IA32_PERF_CONTROL............(0x199) : 0x2800
------------------------------------------
- Target performance State Value....... : 0x2800 (4000 MHz)
- Intel Dynamic Acceleration........... : 0 (IDA engaged)

IA32_CLOCK_MODULATION............(0x19A) : 0x0

IA32_THERM_INTERRUPT.............(0x19B) : 0x0

IA32_THERM_STATUS................(0x19C) : 0x88490000
------------------------------------------
- Thermal Status....................... : 0
- Thermal Log.......................... : 0
- PROCHOT # or FORCEPR# event.......... : 0
- PROCHOT # or FORCEPR# log............ : 0
- Critical Temperature Status.......... : 0
- Critical Temperature log............. : 0
- Thermal Threshold #1 Status.......... : 0
- Thermal Threshold #1 log............. : 0
- Thermal Threshold #2 Status.......... : 0
- Thermal Threshold #2 log............. : 0
- Power Limitation Status.............. : 0
- Power Limitation log................. : 0
- Current Limit Status................. : 0
- Current Limit log.................... : 0
- Cross Domain Limit Status............ : 0
- Cross Domain Limit log............... : 0
- Digital Readout...................... : 73
- Resolution in Degrees Celsius........ : 1
- Reading Valid........................ : 1 (valid)

MSR_THERM2_CTL...................(0x19D) : 0x0

IA32_MISC_ENABLES................(0x1A0) : 0x850089
------------------------------------------
- Fast-Strings......................... : 1 (enabled)
- FOPCODE compatibility mode Enable.... : 0
- Automatic Thermal Control Circuit.... : 1 (enabled)
- Split-lock Disable................... : 0
- Performance Monitoring............... : 1 (available)
- Bus Lock On Cache Line Splits Disable : 0
- Hardware prefetch Disable............ : 0
- Processor Event Based Sampling....... : 0 (PEBS supported)
- GV1/2 legacy Enable.................. : 0
- Enhanced Intel SpeedStep Technology.. : 1 (enabled)
- MONITOR FSM.......................... : 1 (MONITOR/MWAIT supported)
- Adjacent sector prefetch Disable..... : 0
- CFG Lock............................. : 0 (MSR not locked)
- xTPR Message Disable................. : 1 (disabled)

MSR_TEMPERATURE_TARGET...........(0x1A2) : 0x640A00
------------------------------------------
- Turbo Attenuation Units.............. : 0
- Temperature Target................... : 100
- TCC Activation Offset................ : 0

MSR_MISC_PWR_MGMT................(0x1AA) : 0x402000
------------------------------------------
- EIST Hardware Coordination........... : 0 (hardware coordination enabled)
- Energy/Performance Bias support...... : 1
- Energy/Performance Bias.............. : 0 (disabled/MSR not visible to software)
- Thermal Interrupt Coordination Enable : 1 (thermal interrupt routed to all cores)

MSR_TURBO_RATIO_LIMIT............(0x1AD) : 0x2525252525252828
------------------------------------------
- Maximum Ratio Limit for C01.......... : 28 (4000 MHz)
- Maximum Ratio Limit for C02.......... : 28 (4000 MHz)
- Maximum Ratio Limit for C03.......... : 25 (3700 MHz)
- Maximum Ratio Limit for C04.......... : 25 (3700 MHz)
- Maximum Ratio Limit for C05.......... : 25 (3700 MHz)
- Maximum Ratio Limit for C06.......... : 25 (3700 MHz)

IA32_ENERGY_PERF_BIAS............(0x1B0) : 0x1
------------------------------------------
- Power Policy Preference...............: 1 (highest performance)

MSR_POWER_CTL....................(0x1FC) : 0x2104005B
------------------------------------------
- Bi-Directional Processor Hot..........: 1 (enabled)
- C1E Enable............................: 1 (enabled)

MSR_RAPL_POWER_UNIT..............(0x606) : 0xA0E03
------------------------------------------
- Power Units.......................... : 3 (1/8 Watt)
- Energy Status Units.................. : 14 (61 micro-Joules)
- Time Units .......................... : 10 (976.6 micro-Seconds)

MSR_PKG_POWER_LIMIT..............(0x610) : 0x78460001483A5
------------------------------------------
- Package Power Limit #1............... : 116 Watt
- Enable Power Limit #1................ : 1 (enabled)
- Package Clamping Limitation #1....... : 0 (disabled)
- Time Window for Power Limit #1....... : 10 (2560 milli-Seconds)
- Package Power Limit #2............... : 140 Watt
- Enable Power Limit #2................ : 1 (enabled)
- Package Clamping Limitation #2....... : 1 (allow going below OS-requested P/T state setting Time Window for Power Limit #2)
- Time Window for Power Limit #2....... : 3 (20 milli-Seconds)
- Lock................................. : 0 (MSR not locked)

MSR_PKG_ENERGY_STATUS............(0x611) : 0x1654218
------------------------------------------
- Total Energy Consumed................ : 1429 Joules (Watt = Joules / seconds)

MSR_PKGC3_IRTL...................(0x60a) : 0x0
MSR_PKGC6_IRTL...................(0x60b) : 0x0
MSR_PKGC7_IRTL...................(0x60c) : 0x0
MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x1DB2F53418
MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x31BCF60
MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x1DB2F53418
MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x31BCF60
MSR_PKG_C6_RESIDENCY.............(0x3f9) : 0x2315B86F3C
MSR_PKG_C7_RESIDENCY.............(0x3fa) : 0x0

IA32_TSC_DEADLINE................(0x6E0) : 0x3BBDA28CE28B

CPU Ratio Info:
------------------------------------------
Base Clock Frequency (BLCK)............. : 100 MHz
Maximum Efficiency Ratio/Frequency.......: 12 (1200 MHz)
Maximum non-Turbo Ratio/Frequency........: 36 (3600 MHz)
Maximum Turbo Ratio/Frequency............: 40 (4000 MHz)
P-State ratio * 100 = Frequency in MHz
------------------------------------------
CPU P-States [ 12 29 (36) ]
CPU C3-Cores [ 0 1 4 6 10 ]
CPU C6-Cores [ 1 2 4 7 8 10 ]
CPU P-States [ (12) 18 29 36 ]
CPU C3-Cores [ 0 1 4 6 8 10 11 ]
CPU C6-Cores [ 1 2 4 6 7 8 9 10 ]
CPU P-States [ (12) 17 18 29 36 ]
CPU C6-Cores [ 0 1 2 4 5 6 7 8 9 10 ]
CPU P-States [ (12) 14 17 18 29 36 ]
CPU C6-Cores [ 0 1 2 4 5 6 7 8 9 10 11 ]
CPU P-States [ (12) 14 17 18 19 29 36 ]
CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 ]
CPU C3-Cores [ 0 1 4 6 7 8 10 11 ]
CPU C3-Cores [ 0 1 4 5 6 7 8 9 10 11 ]
CPU P-States [ 12 14 17 18 19 29 30 (36) ]
CPU P-States [ 12 13 14 17 18 19 29 30 36 (37) ]
CPU C3-Cores [ 0 1 2 4 5 6 7 8 9 10 11 ]
CPU P-States [ (12) 13 14 17 18 19 21 29 30 36 37 ]
CPU P-States [ (12) 13 14 17 18 19 20 21 29 30 36 37 ]
CPU P-States [ (12) 13 14 17 18 19 20 21 24 29 30 36 37 ]
CPU C3-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 ]
CPU P-States [ (12) 13 14 16 17 18 19 20 21 24 29 30 36 37 ]
CPU P-States [ 12 13 14 15 16 17 18 19 20 21 24 29 30 (36) 37 ]
CPU P-States [ 12 13 14 15 16 17 18 19 20 21 24 29 30 36 37 (38) ]
CPU P-States [ (12) 13 14 15 16 17 18 19 20 21 23 24 29 30 36 37 38 ]
CPU P-States [ 12 13 14 15 16 17 18 19 20 21 23 24 29 30 (35) 36 37 38 ]
CPU P-States [ (12) 13 14 15 16 17 18 19 20 21 22 23 24 29 30 35 36 37 38 ]
CPU P-States [ (12) 13 14 15 16 17 18 19 20 21 22 23 24 27 29 30 35 36 37 38 ]
CPU P-States [ (12) 13 14 15 16 17 18 19 20 21 22 23 24 26 27 29 30 35 36 37 38 ]
CPU P-States [ (12) 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 29 30 35 36 37 38 ]
CPU P-States [ 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 29 30 35 36 37 38 (40) ]
CPU P-States [ (12) 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 29 30 31 35 36 37 38 40 ]
CPU P-States [ 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 35 36 (37) 38 40 ]
 
Last edited:
  • Like
Reactions: kgp
Hey KGP,
Just wanted to double check to see if there was a typo or if I missed something. Under the XCPM step 7, it says to copy the SSDT.aml file but my file that was generated was DSDT.aml. Did something change or did I miss something?
 
Status
Not open for further replies.
Back
Top