Contribute
Register

DSDT on Gigabyte 170, Z270, Z370, and Z390

Status
Not open for further replies.
Joined
Jul 13, 2011
Messages
267
Motherboard
Z370 Aorus Gaming 7-OpenCore
CPU
i9-9900K
Graphics
RX 580
So lockdown has given me a lot of extra time in the evenings, as I'm not going down the pub right now.

I have made DSDT scripts for 170, H270, Z270, Z370, Z390 Gigabyte mobo's.

Although I will not be sharing the actual scripts themselves, if anyone wants to try out a full patch DSDT for those boards, just send me your vanilla DSDT (F4 Clover, etc), along with what the mobo is and what bios version.
(Just post them up here by reply).

I may also need an IOReg screenshot or file to find out the addresses of extra devices such as USB 3.1 or Atheros Killer Lan, etc, if you want them showing up in PCI.

Full Patch DSDT works in Clover and OpenCore and fixes way more than just using a bunch of SSDT files.
Boot times are also better.

Fixes include:
Darwin
RTC
DMAC
FWHD
HPET
ALS0
EC
USBX
Return Zero
Plugin Type
SATA
SLPB
MCHC
XHCI
Ethernet
SBUS
BUS1
PNLF
WAK
Mutex
PRW
HDMI
IGPU
PTS
PMC
IMEI
HDEF
Rename Devices
Fix Warnings
 

Attachments

  • Z370 Gaming K3 PCI.png
    Z370 Gaming K3 PCI.png
    134.1 KB · Views: 396
Last edited:
It looks like people here are not interested in using DSDT anymore, so I'm gonna leave the orig post up for one more week.
Lockdown is starting to ease anyway.
 
It looks like people here are not interested in using DSDT anymore, so I'm gonna leave the orig post up for one more week.
Lockdown is starting to ease anyway.
thing with DSDT patching, is that if you make a change in your hardware or enable/disable an option in your BIOS, then a new DSDT needs to be extracted and then patched and then compiled because of those changes

a lot of options you are suggesting can be done via renames in config.plist and some are already done via lilu and their plugin kexts

most now use hotpatch method which is good because the user can make bios/hardware changes without the need of the hassle of re extracting DSDT....
 
It's only really a change of Bios version that would require a new vanilla to be extracted.

I've tried every different way of running these machines on both Clover and OpenCore and a proper DSDT wins every time, so I just thought I'd give people up here a chance to get one for their boards/setups, etc.
 

Attachments

  • PlexiPutersiPro.ioreg
    4.2 MB · Views: 149
It's only really a change of Bios version that would require a new vanilla to be extracted.
no, any bios changes and hardware changes as i already mentioned
 
That all depends on how you do the DSDT.
I only do what's on the mobo, initially.

Any added devices (GFX, NVMe's, etc) can be added by request, so they wind up showing correctly in PCI.
These will obviously change if the hardware get's swapped out.
 
That all depends on how you do the DSDT.
I only do what's on the mobo, initially.

Any added devices (GFX, NVMe's, etc) can be added by request, so they wind up showing correctly in PCI.
These will obviously change if the hardware get's swapped out.
ahh, yes, i see, the pci list properties, the same that hackintool does?
Hackintool05.png
 
The Radeon RX580 is in DeviceProperties in OpenCore config.plist, as it's an added piece of hardware.
Everything else shown in PCI, is in the DSDT.
 
The Radeon RX580 is in DeviceProperties in OpenCore config.plist, as it's an added piece of hardware.
Everything else shown in PCI, is in the DSDT.

There you go, PCI devices:

Code:
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE plist PUBLIC "-//Apple//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd">
<plist version="1.0">
<dict>
    <key>DeviceProperties</key>
    <dict>
        <key>Add</key>
        <dict>
            <key>PciRoot(0x0)/Pci(0x0,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,0,0</string>
                <key>device_type</key>
                <string>Host bridge</string>
                <key>model</key>
                <string>Xeon E3-1200 v5/E3-1500 v5/6th Gen Core Processor Host Bridge/DRAM Registers</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x14,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,20,0</string>
                <key>device_type</key>
                <string>USB controller</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family USB 3.0 xHCI Controller</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x14,0x2)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,20,2</string>
                <key>device_type</key>
                <string>Signal processing controller</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family Thermal Subsystem</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x15,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,21,0</string>
                <key>device_type</key>
                <string>Signal processing controller</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family Serial IO I2C Controller #0</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x15,0x1)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,21,1</string>
                <key>device_type</key>
                <string>Signal processing controller</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family Serial IO I2C Controller #1</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x16,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,22,0</string>
                <key>device_type</key>
                <string>Communication controller</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family MEI Controller #1</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x17,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,23,0</string>
                <key>device_type</key>
                <string>SATA controller</string>
                <key>model</key>
                <string>HM170/QM170 Chipset SATA Controller [AHCI Mode]</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1C,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,28,0</string>
                <key>device_type</key>
                <string>PCI bridge</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family PCI Express Root Port #3</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1C,0x0)/Pci(0x0,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,28,0/0,0</string>
                <key>device_type</key>
                <string>Network controller</string>
                <key>model</key>
                <string>BCM4352 802.11ac Wireless Network Adapter</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1C,0x3)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,28,3</string>
                <key>device_type</key>
                <string>PCI bridge</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family PCI Express Root Port #4</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1C,0x3)/Pci(0x0,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,28,3/0,0</string>
                <key>device_type</key>
                <string>Unassigned class</string>
                <key>model</key>
                <string>RTL8411B PCI Express Card Reader</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1C,0x3)/Pci(0x0,0x1)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,28,3/0,1</string>
                <key>device_type</key>
                <string>Ethernet controller</string>
                <key>model</key>
                <string>RTL8111/8168/8411 PCI Express Gigabit Ethernet Controller</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1C,0x4)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,28,4</string>
                <key>device_type</key>
                <string>PCI bridge</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family PCI Express Root Port #5</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1C,0x4)/Pci(0x0,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,28,4/0,0</string>
                <key>device_type</key>
                <string>USB controller</string>
                <key>model</key>
                <string>ASM1142 USB 3.1 Host Controller</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1F,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,31,0</string>
                <key>device_type</key>
                <string>ISA bridge</string>
                <key>model</key>
                <string>HM170 Chipset LPC/eSPI Controller</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1F,0x2)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,31,2</string>
                <key>device_type</key>
                <string>Memory controller</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family Power Management Controller</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1F,0x3)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,31,3</string>
                <key>device_type</key>
                <string>Audio device</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family HD Audio Controller</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x1F,0x4)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,31,4</string>
                <key>device_type</key>
                <string>SMBus</string>
                <key>model</key>
                <string>100 Series/C230 Series Chipset Family SMBus</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x2,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,2,0</string>
                <key>device_type</key>
                <string>VGA compatible controller</string>
                <key>model</key>
                <string>Intel HD Graphics 530</string>
            </dict>
            <key>PciRoot(0x0)/Pci(0x4,0x0)</key>
            <dict>
                <key>AAPL,slot-name</key>
                <string>Internal@0,4,0</string>
                <key>device_type</key>
                <string>Signal processing controller</string>
                <key>model</key>
                <string>Xeon E3-1200 v5/E3-1500 v5/6th Gen Core Processor Thermal Subsystem</string>
            </dict>
        </dict>
    </dict>
</dict>
</plist>

not that it does much, cosmetic only
 

Attachments

  • Snip20200523_1.png
    Snip20200523_1.png
    180.7 KB · Views: 139
Here"s the OC 0.5.8 config.plist I'm running with the DSDT on the Z370.
I know it's not like what the OC manual says to do, but this runs the tightest out of every other way I've tried out on that bootloader.
OC is a really great bootloader!
 

Attachments

  • config.plist
    15.6 KB · Views: 162
Status
Not open for further replies.
Back
Top