AppleIntelInfo.kext v2.9 Copyright © 2012-2017 Pike R. Alpha. All rights reserved.
Settings:
------------------------------------------
logMSRs..................................: 1
logIGPU..................................: 0
logCStates...............................: 1
logIPGStyle..............................: 1
InitialTSC...............................: 0x185e0cfc0bf (64 MHz)
MWAIT C-States...........................: 8480
Processor Brandstring....................: Intel(R) Xeon(R) CPU E5-2697 v3 @ 2.60GHz
Processor Signature..................... : 0x306F2
------------------------------------------
- Family............................... : 6
- Stepping............................. : 2
- Model................................ : 0x3F (63)
Model Specific Registers (MSRs)
------------------------------------------
MSR_IA32_PLATFORM_ID.............(0x17) : 0x0
------------------------------------------
- Processor Flags...................... : 0
MSR_CORE_THREAD_COUNT............(0x35) : 0xE001C
------------------------------------------
- Core Count........................... : 14
- Thread Count......................... : 28
MSR_PLATFORM_INFO................(0xCE) : 0x20080C33F3811A00
------------------------------------------
- Maximum Non-Turbo Ratio.............. : 0x1A (2600 MHz)
- Ratio Limit for Turbo Mode........... : 1 (programmable)
- TDP Limit for Turbo Mode............. : 1 (programmable)
- Low Power Mode Support............... : 1 (LPM supported)
- Number of ConfigTDP Levels........... : 1 (additional TDP level(s) available)
- Maximum Efficiency Ratio............. : 12
- Minimum Operating Ratio.............. : 8
MSR_PMG_CST_CONFIG_CONTROL.......(0xE2) : 0x1E000005
------------------------------------------
- I/O MWAIT Redirection Enable......... : 0 (not enabled)
- CFG Lock............................. : 0 (MSR not locked)
- C3 State Auto Demotion............... : 1 (enabled)
- C1 State Auto Demotion............... : 1 (enabled)
- C3 State Undemotion.................. : 1 (enabled)
- C1 State Undemotion.................. : 1 (enabled)
- Package C-State Auto Demotion........ : 0 (disabled/unsupported)
- Package C-State Undemotion........... : 0 (disabled/unsupported)
MSR_PMG_IO_CAPTURE_BASE..........(0xE4) : 0x10414
------------------------------------------
- LVL_2 Base Address................... : 0x414
- C-state Range........................ : 1 (C-States not included, I/O MWAIT redirection not enabled)
IA32_MPERF.......................(0xE7) : 0x4F0DC8F141
IA32_APERF.......................(0xE8) : 0x50C41F0E9C
MSR_FLEX_RATIO...................(0x194) : 0x0
------------------------------------------
MSR_IA32_PERF_STATUS.............(0x198) : 0x1BA400001A00
------------------------------------------
- Current Performance State Value...... : 0x1A00 (2600 MHz)
MSR_IA32_PERF_CONTROL............(0x199) : 0x2400
------------------------------------------
- Target performance State Value....... : 0x2400 (3600 MHz)
- Intel Dynamic Acceleration........... : 0 (IDA engaged)
IA32_CLOCK_MODULATION............(0x19A) : 0x0
IA32_THERM_INTERRUPT.............(0x19B) : 0x0
IA32_THERM_STATUS................(0x19C) : 0x883C0000
------------------------------------------
- Thermal Status....................... : 0
- Thermal Log.......................... : 0
- PROCHOT # or FORCEPR# event.......... : 0
- PROCHOT # or FORCEPR# log............ : 0
- Critical Temperature Status.......... : 0
- Critical Temperature log............. : 0
- Thermal Threshold #1 Status.......... : 0
- Thermal Threshold #1 log............. : 0
- Thermal Threshold #2 Status.......... : 0
- Thermal Threshold #2 log............. : 0
- Power Limitation Status.............. : 0
- Power Limitation log................. : 0
- Current Limit Status................. : 0
- Current Limit log.................... : 0
- Cross Domain Limit Status............ : 0
- Cross Domain Limit log............... : 0
- Digital Readout...................... : 60
- Resolution in Degrees Celsius........ : 1
- Reading Valid........................ : 1 (valid)
MSR_THERM2_CTL...................(0x19D) : 0x0
IA32_MISC_ENABLES................(0x1A0) : 0x850089
------------------------------------------
- Fast-Strings......................... : 1 (enabled)
- FOPCODE compatibility mode Enable.... : 0
- Automatic Thermal Control Circuit.... : 1 (enabled)
- Split-lock Disable................... : 0
- Performance Monitoring............... : 1 (available)
- Bus Lock On Cache Line Splits Disable : 0
- Hardware prefetch Disable............ : 0
- Processor Event Based Sampling....... : 0 (PEBS supported)
- GV1/2 legacy Enable.................. : 0
- Enhanced Intel SpeedStep Technology.. : 1 (enabled)
- MONITOR FSM.......................... : 1 (MONITOR/MWAIT supported)
- Adjacent sector prefetch Disable..... : 0
- CFG Lock............................. : 0 (MSR not locked)
- xTPR Message Disable................. : 1 (disabled)
MSR_TEMPERATURE_TARGET...........(0x1A2) : 0x5D1200
------------------------------------------
- Turbo Attenuation Units.............. : 0
- Temperature Target................... : 93
- TCC Activation Offset................ : 0
MSR_MISC_PWR_MGMT................(0x1AA) : 0x400000
------------------------------------------
- EIST Hardware Coordination........... : 0 (hardware coordination enabled)
- Energy/Performance Bias support...... : 1
- Energy/Performance Bias.............. : 0 (disabled/MSR not visible to software)
- Thermal Interrupt Coordination Enable : 1 (thermal interrupt routed to all cores)
- SpeedShift Technology Enable......... : 0 (disabled)
- SpeedShift Interrupt Coordination.... : 0 (disabled)
- SpeedShift Energy Efficient Perf..... : 0 (disabled)
- SpeedShift Technology Setup for HWP.. : No (not setup for HWP)
MSR_TURBO_RATIO_LIMIT............(0x1AD) : 0x1F1F1F2021222424
------------------------------------------
- Maximum Ratio Limit for C01.......... : 24 (3600 MHz)
- Maximum Ratio Limit for C02.......... : 24 (3600 MHz)
- Maximum Ratio Limit for C03.......... : 22 (3400 MHz)
- Maximum Ratio Limit for C04.......... : 21 (3300 MHz)
- Maximum Ratio Limit for C05.......... : 20 (3200 MHz)
- Maximum Ratio Limit for C06.......... : 1F (3100 MHz)
- Maximum Ratio Limit for C07.......... : 1F (3100 MHz)
- Maximum Ratio Limit for C08.......... : 1F (3100 MHz)
MSR_TURBO_RATIO_LIMIT1...........(0x1AE) : 0x1F1F1F1F1F1F1F1F
------------------------------------------
- Maximum Ratio Limit for C09.......... : 1F (3100 MHz)
- Maximum Ratio Limit for C10.......... : 1F (3100 MHz)
- Maximum Ratio Limit for C11.......... : 1F (3100 MHz)
- Maximum Ratio Limit for C12.......... : 1F (3100 MHz)
- Maximum Ratio Limit for C13.......... : 1F (3100 MHz)
- Maximum Ratio Limit for C14.......... : 1F (3100 MHz)
IA32_ENERGY_PERF_BIAS............(0x1B0) : 0x0
MSR_POWER_CTL....................(0x1FC) : 0x2904005B
------------------------------------------
- Bi-Directional Processor Hot..........: 1 (enabled)
- C1E Enable............................: 1 (enabled)
MSR_RAPL_POWER_UNIT..............(0x606) : 0xA0E03
------------------------------------------
- Power Units.......................... : 3 (1/8 Watt)
- Energy Status Units.................. : 14 (61 micro-Joules)
- Time Units .......................... : 10 (976.6 micro-Seconds)
MSR_PKG_POWER_LIMIT..............(0x610) : 0x7857000158488
------------------------------------------
- Package Power Limit #1............... : 145 Watt
- Enable Power Limit #1................ : 1 (enabled)
- Package Clamping Limitation #1....... : 1 (allow going below OS-requested P/T state during Time Window for Power Limit #1)
- Time Window for Power Limit #1....... : 10 (2560 milli-Seconds)
- Package Power Limit #2............... : 174 Watt
- Enable Power Limit #2................ : 1 (enabled)
- Package Clamping Limitation #2....... : 1 (allow going below OS-requested P/T state setting Time Window for Power Limit #2)
- Time Window for Power Limit #2....... : 3 (20 milli-Seconds)
- Lock................................. : 0 (MSR not locked)
MSR_PKG_ENERGY_STATUS............(0x611) : 0x19B012BE
------------------------------------------
- Total Energy Consumed................ : 26304 Joules (Watt = Joules / seconds)
MSR_CONFIG_TDP_NOMINAL...........(0x648) : 0x1A
MSR_CONFIG_TDP_LEVEL1............(0x649) : 0xF8091000160488
MSR_CONFIG_TDP_LEVEL2............(0x64a) : 0xF8091000000000
MSR_CONFIG_TDP_CONTROL...........(0x64b) : 0x0
MSR_TURBO_ACTIVATION_RATIO.......(0x64c) : 0x1A
MSR_PKGC3_IRTL...................(0x60a) : 0x0
MSR_PKGC6_IRTL...................(0x60b) : 0x0
MSR_PKG_C2_RESIDENCY.............(0x60d) : 0xB5EDCF68B2
MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x45988
MSR_PKG_C2_RESIDENCY.............(0x60d) : 0xB5EDCF68B2
MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x45988
MSR_PKG_C6_RESIDENCY.............(0x3f9) : 0x24FAE30DA2
IA32_TSC_DEADLINE................(0x6E0) : 0x185E45B35BA
CPU Ratio Info:
------------------------------------------
Base Clock Frequency (BLCK)............. : 100 MHz
Maximum Efficiency Ratio/Frequency.......: 12 (1200 MHz)
Maximum non-Turbo Ratio/Frequency........: 26 (2600 MHz)
Maximum Turbo Ratio/Frequency............: 36 (3600 MHz)
P-State ratio * 100 = Frequency in MHz
------------------------------------------
CPU P-States [ 25 (26) 33 ]
CPU C3-Cores [ 0 2 3 5 8 9 11 14 ]
CPU C6-Cores [ 0 2 4 6 7 8 10 11 12 14 16 18 20 21 23 24 27 ]
CPU P-States [ (12) 17 25 26 33 ]
CPU C3-Cores [ 0 2 3 4 5 8 9 11 14 ]
CPU C6-Cores [ 0 2 4 6 7 8 10 11 12 13 14 15 16 18 20 21 23 24 26 27 ]
CPU C3-Cores [ 0 2 3 4 5 8 9 10 11 14 ]
CPU C6-Cores [ 0 2 3 4 6 7 8 9 10 11 12 13 14 15 16 18 19 20 21 22 23 24 26 27 ]
CPU P-States [ (12) 17 23 25 26 33 ]
CPU C3-Cores [ 0 2 3 4 5 8 9 10 11 14 15 ]
CPU C6-Cores [ 0 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 ]
CPU P-States [ (12) 17 23 24 25 26 33 ]
CPU C3-Cores [ 0 1 2 3 4 5 8 9 10 11 14 15 ]
CPU C6-Cores [ 0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 ]
CPU P-States [ (12) 17 21 23 24 25 26 33 ]
CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 ]
CPU P-States [ 12 17 21 23 24 25 (26) 27 33 ]
CPU P-States [ 12 17 18 21 23 24 25 (26) 27 33 ]
CPU P-States [ 12 17 18 21 23 24 25 26 27 (29) 33 ]
CPU P-States [ (12) 17 18 21 23 24 25 26 27 28 29 33 ]
CPU P-States [ (12) 17 18 21 22 23 24 25 26 27 28 29 33 ]
CPU P-States [ (12) 17 18 19 21 22 23 24 25 26 27 28 29 33 ]
CPU P-States [ 12 17 18 19 20 21 22 23 24 25 (26) 27 28 29 33 ]
CPU P-States [ 12 17 18 19 20 21 22 23 24 25 26 27 28 29 33 (34) ]
CPU C3-Cores [ 0 1 2 3 4 5 6 8 9 10 11 14 15 ]
CPU P-States [ (12) 14 17 18 19 20 21 22 23 24 25 26 27 28 29 33 34 ]
CPU C3-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 14 15 ]
CPU P-States [ 12 14 17 18 19 20 21 22 23 24 25 26 27 28 (29) 30 33 34 ]
CPU P-States [ 12 14 17 18 19 20 21 22 23 24 25 26 27 28 29 30 33 34 (36) ]
CPU P-States [ 12 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 (32) 33 34 36 ]
CPU P-States [ (12) 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 32 33 34 36 ]
CPU P-States [ (12) 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 32 33 34 36 ]