Contribute
Register

[Guide] Creating a Custom SSDT for USBInjectAll.kext

Obviously, no need for EHCx->EH0x renames if you have no EHCI controller.
No need for any port limit patch if you have successfully limited your injected ports to be within macOS limits (15 per controller).

But your SSDT is wrong. You wrote "8086_09d2f" instead of "8086_9d2f".
Oh, I copied that directly from IOReg. Fixed. I also took out the port limit patch and EHCx patch.

I think I have finally (?) mastered this SSDT-USB. At least I hope. Attached is my latest debug and hopefully final.

My question is, when I look at System Information>USB everything looks like it is on the USB 3.0 tree. is that normal? (see attached). Everything works (except of course my camera).
 

Attachments

  • debug_1113.zip
    1.8 MB · Views: 52
  • Screen Shot 2018-11-05 at 12.15.23 PM.png
    Screen Shot 2018-11-05 at 12.15.23 PM.png
    16.4 KB · Views: 66
I've just checked and double checked SSDT-UIAC.aml and I see the following:

HS01, 03, 04, 09, 10 all set to 3 (5 in total)
SSP01, 02, 03, 04, 05 all set to 3 (5 in total)
HS05, 06,14 set to 0
HS08, 12 set to 255

15 USB ports total, am I missing something?

I'll update Clover now

Maybe I miscounted (I always count by looking at ioreg).
If so, looks ok.
 
Oh, I copied that directly from IOReg.

No idea what you're referring to.

My question is, when I look at System Information>USB everything looks like it is on the USB 3.0 tree. is that normal? (see attached). Everything works (except of course my camera).

As expected with xHCI only setup.
 
I have a question.
So I have one old mainboard Asrock P67 Performance with USB 3.0. But I try everything and can not make XHC on ioreg.
So look what I have.
I Try many option with,without FakePCIID_XHCIMux.kext. with/witout USBInjectAll.kext. but there is no different.

How can I fix this.
 

Attachments

  • Screenshot 2018-11-06 at 13.17.04.png
    Screenshot 2018-11-06 at 13.17.04.png
    278.2 KB · Views: 86
  • Screenshot 2018-11-06 at 13.17.21.png
    Screenshot 2018-11-06 at 13.17.21.png
    241.1 KB · Views: 84
  • Screenshot 2018-11-06 at 13.22.11.png
    Screenshot 2018-11-06 at 13.22.11.png
    221 KB · Views: 87
  • Screenshot 2018-11-06 at 13.22.23.png
    Screenshot 2018-11-06 at 13.22.23.png
    176.5 KB · Views: 82
  • Screenshot 2018-11-06 at 13.23.01.png
    Screenshot 2018-11-06 at 13.23.01.png
    169.9 KB · Views: 78
Any idea why my config is ignoring the SSDT-UIAC.aml file that I put in ACPI/patched?

HS01/SS01 = Front Left USB 3.0
HS02/SS02 = Front Right USB 3.0
HS03/SS03 to HS06/SS06 = Rear Bottom USB 3.0
HS13 & HS14 = Rear Top USB 2.0

Screen Shot 2018-11-06 at 15.50.30.png
 

Attachments

  • config.plist
    4.6 KB · Views: 128
  • SSDT-UIAC.aml
    660 bytes · Views: 66
Last edited:
I have a question.
So I have one old mainboard Asrock P67 Performance with USB 3.0. But I try everything and can not make XHC on ioreg.
So look what I have.
I Try many option with,without FakePCIID_XHCIMux.kext. with/witout USBInjectAll.kext. but there is no different.

How can I fix this.

6-series boards do not have Intel xHCI (Intel added in 7-series chipset).
 
Any idea why my config is ignoring the SSDT-UIAC.aml file that I put in ACPI/patched?

HS01/SS01 = Front Left USB 3.0
HS02/SS02 = Front Right USB 3.0
HS03/SS03 to HS06/SS06 = Rear Bottom USB 3.0
HS13 & HS14 = Rear Top USB 2.0

View attachment 363391
"Problem Reporting" files are incomplete.
Read FAQ, "Problem Reporting" again. Carefully. Attach all requested files/output.
https://www.tonymacx86.com/threads/faq-read-first-laptop-frequent-questions.164990/
Use the gen_debug.sh tool mentioned in the FAQ, that way it is less likely you'll omit something.
 

Attachments

  • debug_29897.zip
    2.8 MB · Views: 72
Back
Top